RLC Coupling-Aware Simulation and On-Chip Bus Encoding for Delay Reduction
نویسندگان
چکیده
منابع مشابه
Coupling Aware Explicit Delay Metric for On- Chip RLC Interconnect for Ramp input
Recent years have seen significant research in finding closed form expressions for the delay of the RLC interconnect which improves upon the Elmore delay model. However, several of these formulae assume a step excitation. But in practice, the input waveform does have a non zero time of flight. There are few works reported so far which do consider the ramp inputs but lacks in the explicit nature...
متن کاملOptimization of Delay and Energy in On-Chip Buses using Bus Encoding Technique
In very deep sub-micron (VDSM) fault-tolerant busses, crosstalk noise and logic faults caused due to shrinking wiresize and reduced inter-wire spacing are major factors affecting the performance of onchip interconnects, such as high power consumption and increased delay. In this paper we propose a bus optimization technique which reduce the energy and power-delay using Hamming Single Error Corr...
متن کاملAn Explicit Crosstalk Aware Delay Modelling For On-Chip RLC Interconnect for Ramp Input with Skin Effect
With the increase in frequency towards the giga hertz range, the analysis of high frequency effects like skin effect etc. are becoming extensively predominant and important for high speed VLSI design. Skin effect attenuates the high frequency components of a signal more than that of the low frequency components. Noise produced in any interconnect segment may degrade the performance of the entir...
متن کاملTemporal Redundancy Based Encoding Technique for Peak Power and Delay Reduction of On-Chip Buses
Power consumption and delay are two of the most important constraints in current-day on-chip bus design. The two major sources of dynamic power dissipation on a bus are the self capacitance and the coupling capacitance. As technology scales, the interconnect resistance increases due to shrinking wire-width. At the same time, spacing between the interconnects decreases resulting in an increase i...
متن کاملOn Chip Bus Tracer Based On Reverse Encoding In Soc
System on chip (SoC) is the integration of different components in to a single chip targeting a specific application. Real-time observability of the internal chip signals is crucial to SoC debugging, the obvious choice would be to use chip pins to observe them. However, this method is difficult to implement in the presence of high frequency internal clocks and limitation of the chip pins. A sol...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
سال: 2006
ISSN: 0278-0070
DOI: 10.1109/tcad.2005.860956